

SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- ±15-V Common-Mode Input Voltage Range
- ±15-V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls
- Designed for Use With Dual Differential Drivers SN55183 and SN75183
- Designed to Be Interchangeable With National Semiconductor DS7820A and DS8820A

description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel can be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open circuited. A strobe input (STRB) is provided that, when in the low level, disables the receiver and forces the output to a high level.





SN55182 . . . FK PACKAGE

NC - No internal connection

THE SN55182 IS NOT RECOMMENDED FOR NEW DESIGNS

The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power-supply and ground terminals.

The SN55182 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75182 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

| INPU | INPUTS | | | | | |
|------|----------|-----|--|--|--|--|
| STRB | v_{ID} | OUT | | | | |
| L | Х | Н | | | | |
| Н | Н | Н | | | | |
| Н | L | L | | | | |


 $\begin{array}{ll} H = V_I \geq V_{IH} \text{ min or } V_{ID} \text{ more} \\ \text{positive than } V_{TH} \text{ max} \\ L = V_I \leq V_{IL} \text{ max or } V_{ID} \text{ more} \\ \text{negative than } V_{TL} \text{ max} \\ X = \text{irrelevant} \end{array}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J, N, and W packages.


logic diagram (positive logic)



Pin numbers shown are for the J, N, and W packages.



schematic (each receiver)



Resistor values shown are nominal. Pin numbers shown are for the J, N, and W packages.

SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} (see Note 1) | |
|--|------------------------------|
| Common-mode input voltage, V _{IC} | |
| Differential input voltage, V _{ID} (see Note 2) | ±20 V |
| Strobe input voltage, V _{I(STRB)} | |
| Output sink current | |
| Continuous total power dissipation | See Dissipation Rating Table |
| Storage temperature range, T _{stq} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package | 260°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package | ge 300°C |
| Case temperature for 60 seconds, T _c : FK package | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.
 - 2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 125°C POWER RATING |
|-----------------|------------------------------------|--|---------------------------------------|--|
| FK [‡] | 1375 mW | 11.0 mW/°C | 880 mW | 275 mW |
| J‡ | 1375 mW | 11.0 mW/°C | 880 mW | 275 mW |
| N | 1150 mW | 9.2 mW/°C | 736 mW | - |
| W‡ | 1000 mW | 8.0 mW/°C | 640 mW | 200 mW |

[‡] In the FK, J, and W packages, SN55182 chips are alloy mounted.

recommended operating conditions

| | | SN55182 | | 9 | UNIT | | |
|--|-----|---------|------|-----|------|------|------|
| | MIN | NOM | MAX | MIN | NOM | MAX | UNII |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| Common-mode input voltage, V _{IC} | | | ±15 | | | ±15 | V |
| High-level strobe input voltage, VIH(STRB) | 2.1 | | 5.5 | 2.1 | | 5.5 | V |
| Low-level strobe input voltage, V _{IL} (STRB) | 0 | | 0.9 | 0 | | 0.9 | V |
| High-level output current, IOH | | | -400 | | | -400 | μΑ |
| Low-level output current, I _{OL} | | | 16 | | | 16 | mA |
| Operating free-air temperature, TA | -55 | | 125 | 0 | | 70 | °C |

SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

electrical characteristics over recommended ranges of $V_{CC},\ V_{IC},\$ and operating free-air temperature (unless otherwise noted)


| | PARAMETER | ł | TEST C | ONDITIONS† | MIN | TYP‡ | MAX | UNIT |
|-----------------------------|--|-----------------------|--|--|------|------|-------|------|
| \/ | Positivo going innu | t throohold voltage | V _O = 2.5 V, | $V_{IC} = -3 V \text{ to } 3 V$ | | | 0.5 | V |
| V _{IT+} | Positive-going inpu | it threshold voltage | $I_{OH} = -400 \mu A$ | $V_{IC} = -15 \text{ V to } 15 \text{ V}$ | | | 1 | V |
| \/- | Negative going inn | ut throobold voltage | V _O = 0.4 V, | $V_{IC} = -3 V \text{ to } 3 V$ | | | -0.5 | V |
| V _{IT} – | Negative-going input threshold voltage | | | $V_{IC} = -15 \text{ V to } 15 \text{ V}$ | | | -1 | V |
| Vari | High-level output v | oltago | V _{ID} = 1 V, V _(STRB) | = 2.1 V, I_{OH} = -400 μA | 2.5 | 4.2 | 5.5 | V |
| VOH | r ligir-level output v | onage | V _{ID} = -1 V, V _{(STRE} | $s_0 = 0.4 \text{ V}, I_{OH} = -400 \mu\text{A}$ | 2.5 | 4.2 | 5.5 | V |
| VOL | Low-level output vo | oltage | V _{ID} = -1 V, V _{(STRE} | s) = 2.1 V, I _{OL} = 16 mA | | 0.25 | 0.4 | V |
| | | | V _{IC} = 15 V | | | 3 | 4.2 | |
| | I _I Input current | Inverting input | V _{IC} = 0 | | 0 | -0.5 | | |
| l ,. | | | V _{IC} = -15 V | $V_{IC} = -15 \text{ V}$ | | | -4.2 | mA |
| ' | | | V _{IC} = 15 V | | 5 | 7 | 111/5 | |
| | | Noninverting input | $V_{IC} = 0$ | | -1 | -1.4 | | |
| | | | $V_{IC} = -15 \text{ V}$ | | -7 | -9.8 | | |
| IH(STRB) | High-level strobe in | put current | V _(STRB) = 5.5 V | | | 5 | μΑ | |
| I _{IL} (STRB) | Low-level strobe in | put current | V(STRB) = 0 | | | -1 | -1.4 | mA |
| p. | Input resistance | Inverting input | | | 3.6 | 5 | | kΩ |
| rį | input resistance | Noninverting input | | | 1.8 | 2.5 | | N32 |
| Line-terminating resistance | | T _A = 25°C | | 120 | 170 | 250 | Ω | |
| los | IOS Short-circuit output current | | $V_{CC} = 5.5 \text{ V},$ | V _O = 0 | -2.8 | -4.5 | -6.7 | mA |
| | | | V _{IC} = 15 V, | V _{ID} = -1 V | | 4.2 | 6 | |
| ICC | Supply current (ave | erage per receiver) | V _{IC} = 0, | $V_{ID} = -0.5 V$ | | 6.8 | 10.2 | mA |
| | | | $V_{IC} = -15 \text{ V},$ | V _{ID} = -1 V | | 9.4 | 14 | |

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


| | PARAMETER | TE | ST CONDITIO | MIN | TYP | MAX | UNIT | |
|---------------------|--|----------------------|-------------------------|--------------|-----|-----|------|----|
| tPLH(D) | Propagation delay time, low- to high-level output from differential input | $R_L = 400 \Omega$, | C _L = 15 pF, | see Figure 1 | | 18 | 40 | ns |
| t _{PHL(D)} | Propagation delay time, high- to low-level output from differential input | $R_L = 400 \Omega$, | C _L = 15 pF, | see Figure 1 | | 31 | 45 | ns |
| tPLH(S) | Propagation delay time, low- to high-level output from STRB input | $R_L = 400 \Omega$, | C _L = 15 pF, | see Figure 1 | | 9 | 30 | ns |
| tPHL(S) | Propagation delay time, high- to low-level output from STRB input | $R_L = 400 \Omega$, | C _L = 15 pF, | see Figure 1 | · | 15 | 25 | ns |

[†] Unless otherwise noted, $V_{(STRB)} \ge 2.1 \text{ V or open.}$ ‡ All typical values are at $V_{CC} = 5 \text{ V}$, $V_{IC} = 0$, and $T_A = 25 ^{\circ}C$.

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS


NOTES: A. The pulse generators have the following characteristics: $Z_O = 50~\Omega$, $t_f \le 10$ ns, $t_W = 0.5~\pm 0.1~\mu$ s, PRR $\le 1~MHz$.

- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.


Figure 1. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS†

DIFFERENTIAL INPUT THRESHOLD VOLTAGE SUPPLY VOLTAGE 0.3 V_{ID} - Differential Input Threshold Voltage - V V_{IC} = 0 TA = 25°C 0.2 0.1 $V_{O} = 2.5 \text{ V}, I_{O}^{'} = -400 \mu\text{A}$ 0 $V_0 = 0.4 \text{ V}, I_0 = 16 \text{ mA}$ -0.1 -0.2 -0.34.5 5.5 V_{CC} - Supply Voltage - V Figure 2




DIFFERENTIAL INPUT THRESHOLD VOLTAGE



[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

Figure 4





TA - Free-Air Temperature - °C


Figure 8

V_I - Input Voltage - V

Figure 7




[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

MAXIMUM NOISE PULSE DURATION

MAXIMUM RESPONSE TIME-CONTROL CAPACITANCE




0 V

NOTE A: Figure 11 shows the maximum duration of the illustrated pulse that can be applied differently without the output changing from the low to high level.


Figure 11

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

APPLICATION INFORMATION



NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let
$$\begin{array}{l} f = 5 \text{ MHz} \\ C = 0.002 \ \mu F \\ \\ Z_{(C)} = \frac{1}{2\pi f C} = \frac{1}{2\pi (5 \times 10^6) (0.002 \times 10^{-6})} \\ Z_{(C)} \approx 16 \Omega \end{array}$$

B. Use of a capacitor to control response time is optional.

Figure 14. Transmission of Digital Data Over Twisted-Pair Line

www.ti.com

29-May-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|----------------------------------|
| 5962-7900801VCA | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-7900801VC A SNV55182J |
| 5962-7900801VCA.A | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-7900801VC A SNV55182J |
| 5962-7900801VDA | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-7900801VD A SNV55182W |
| 5962-7900801VDA.A | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-7900801VD A SNV55182W |
| SN75182D | Active | Production | SOIC (D) 14 | 50 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75182 |
| SN75182D.A | Active | Production | SOIC (D) 14 | 50 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75182 |
| SN75182DR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75182 |
| SN75182DR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75182 |
| SN75182N | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN75182N |
| SN75182N.A | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN75182N |
| SN75182NSR | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75182 |
| SN75182NSR.A | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75182 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75182DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN75182NSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.1 | 10.4 | 2.5 | 12.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

| Device | Package Type Package Drawin | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|------------|-----------------------------|----|------|------|-------------|------------|-------------|--|
| SN75182DR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 | |
| SN75182NSR | SOP | NS | 14 | 2000 | 353.0 | 353.0 | 32.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-7900801VDA | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| 5962-7900801VDA.A | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN75182D | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN75182D.A | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN75182N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN75182N.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated