



# TPS82140 17-V Input 2-A Step-Down Converter MicroSiP™ Module with Integrated Inductor

## 1 Features

- 3.0-mm x 2.8-mm x 1.5-mm MicroSiP™ Package
- 3.0-V to 17-V Input Range
- 2-A Continuous Output Current
- DCS-Control™ Topology
- Power Save Mode for Light Load Efficiency
- 20- $\mu$ A Operating Quiescent Current
- 0.9-V to 6-V Adjustable Output Voltage
- 100% Duty Cycle for Lowest Dropout
- Power Good Output
- Programmable Soft Startup with Tracking
- Thermal Shutdown Protection
- Pin to Pin compatible with [TPS82130](#) and [TPS82150](#)
- –40°C to 125°C Operating Temperature Range
- Create a Custom Design using the TPS82140 with the [WEBENCH® Power Designer](#)

## 2 Applications

- Industrial Applications
- Telecom and Networking Applications
- Solid State Drives
- Inverting Power Supply

## 3 Description

The TPS82140 is a 17-V input 2-A step-down converter MicroSiP™ power module optimized for small solution size and high efficiency. The module integrates a synchronous step-down converter and an inductor to simplify design, reduce external components and save PCB area. The low profile and compact solution is suitable for automated assembly by standard surface mount equipment.


To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 2.0MHz and automatically enters Power Save Mode operation at light load currents. In Power Save Mode, the device operates with typically 20- $\mu$ A quiescent current. Using the DCS-Control™ topology, the device achieves excellent load transient performance and accurate output voltage regulation.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS82140SIL	$\mu$ SiL (8)	3.0 mm x 2.8 mm x 1.5 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Typical Application Schematic



Copyright © 2017, Texas Instruments Incorporated

### Efficiency vs Output Current, $V_{IN}=12V$



D017




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.1 Application Information.....	<b>11</b>
<b>2 Applications</b> .....	<b>1</b>	8.2 Typical Applications .....	<b>11</b>
<b>3 Description</b> .....	<b>1</b>	8.3 System Examples .....	<b>17</b>
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>18</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>18</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines .....	<b>18</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	10.2 Layout Example .....	<b>18</b>
6.2 ESD Ratings.....	<b>4</b>	10.3 Thermal Consideration.....	<b>19</b>
6.3 Recommend Operating Conditions.....	<b>4</b>	<b>11 Device and Documentation Support</b> .....	<b>20</b>
6.4 Thermal Information .....	<b>4</b>	11.1 Device Support .....	<b>20</b>
6.5 Electrical Characteristics.....	<b>5</b>	11.2 Receiving Notification of Documentation Updates	<b>20</b>
6.6 Typical Characteristics .....	<b>6</b>	11.3 Community Resources.....	<b>20</b>
<b>7 Detailed Description</b> .....	<b>7</b>	11.4 Trademarks .....	<b>20</b>
7.1 Overview .....	<b>7</b>	11.5 Electrostatic Discharge Caution.....	<b>20</b>
7.2 Functional Block Diagram .....	<b>7</b>	11.6 Glossary .....	<b>21</b>
7.3 Feature Description.....	<b>8</b>	<b>12 Mechanical, Packaging, and Orderable</b>	<b>21</b>
7.4 Device Functional Modes.....	<b>9</b>	<b>Information</b> .....	<b>21</b>
<b>8 Application and Implementation</b> .....	<b>11</b>	12.1 Package Materials Information .....	<b>25</b>

## 4 Revision History

DATE	REVISION	NOTES
June 2017	*	Initial release.

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	1	I	Enable pin. Pull High to enable the device. Pull Low to disable the device. This pin has an internal pull-down resistor of typically 400k $\Omega$ when the device is disabled.
VIN	2	PWR	Input pin.
GND	3		Ground pin.
VOUT	4,5	PWR	Output pin.
FB	6	I	Feedback reference pin. An external resistor divider connected to this pin programs the output voltage.
PG	7	O	Power good open drain output pin. A pull-up resistor can be connected to any voltage less than 6V. Leave it open if it is not used.
SS/TR	8	I	Soft startup and voltage tracking pin. An external capacitor connected to this pin sets the internal reference voltage rising time.
Exposed Thermal Pad			The exposed thermal pad must be connected to the GND pin. Must be soldered to achieve appropriate power dissipation and mechanical reliability.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage at pins <sup>(2)</sup>	V <sub>IN</sub>	-0.3	20	V
	EN, SS/TR	-0.3	V <sub>IN</sub> + 0.3	
	PG, FB	-0.3	7	
	V <sub>OUT</sub>	0	7	
Sink current	PG		10	mA
Module operating temperature		-40	125	°C
Storage temperature		-55	125	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground pin.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommend Operating Conditions

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	3	17	V
V <sub>PG</sub>	Power good pull-up resistor voltage		6	V
V <sub>OUT</sub>	Output voltage	0.9	6	V
I <sub>OUT</sub>	Output current	0	2	A
T <sub>J</sub>	Module operating temperature range for 100,000 hours lifetime <sup>(1)</sup>	-40	110	°C

- (1) The module operating temperature range includes module self temperature rise and IC junction temperature rise. In applications where high power dissipation is present, the maximum operating temperature or maximum output current must be derated. For applications where the module operates continuously at 125 °C temperature, the maximum lifetime is reduced to 50,000 hours.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS82140		UNIT
		8-Pin SIL		
		JEDEC 51-5	EVM	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	58.2	46.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	9.4	9.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	14.4	14.4	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.9	0.9	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	14.2	14.0	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	21.3	21.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#). Theta-JA can be improved with a custom PCB design containing thermal vias where possible.

## 6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $V_{IN} = 3.0\text{V}$  to  $17\text{V}$ . Typical values are at  $T_J = 25^{\circ}\text{C}$  and  $V_{IN} = 12\text{V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY							
I <sub>Q</sub>	Quiescent current into VIN	No load, device not switching		20	35	μA	
I <sub>SD</sub>	Shutdown current into VIN	EN = Low		1.5	7.4	μA	
V <sub>UVLO</sub>	Under voltage lock out threshold	V <sub>IN</sub> falling	2.6	2.7	2.8	V	
		V <sub>IN</sub> rising	2.8	2.9	3.0	V	
T <sub>JSD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		160		°C	
		T <sub>J</sub> falling		140		°C	
LOGIC INTERFACE (EN)							
V <sub>IH</sub>	High-level input voltage		0.9	0.65		V	
V <sub>IL</sub>	Low-level input voltage			0.45	0.3	V	
I <sub>lkg</sub> (EN)	Input leakage current into EN pin	EN = High		0.01	1	μA	
CONTROL (SS/TR, PG)							
I <sub>SS/TR</sub>	SS/TR pin source current		2.1	2.5	2.8	μA	
V <sub>PG</sub>	Power good threshold	V <sub>OUT</sub> rising, referenced to V <sub>OUT</sub> nominal	92%	95%	99%		
		V <sub>OUT</sub> falling, referenced to V <sub>OUT</sub> nominal	87%	90%	94%		
V <sub>PG,OL</sub>	Power good low-level voltage	I <sub>sink</sub> = 2mA		0.1	0.3	V	
I <sub>lkg</sub> (PG)	Input leakage current into PG pin	V <sub>PG</sub> = 1.8V		1	400	nA	
OUTPUT							
V <sub>FB</sub>	Feedback regulation voltage	PWM mode		785	800	815	mV
			T <sub>J</sub> = 0°C to 85°C	788	800	812	
		PSM	C <sub>OUT</sub> = 22μF	785	800	823	
			C <sub>OUT</sub> = 2x22μF, T <sub>J</sub> = 0°C to 85°C	788	800	815	
I <sub>lkg</sub> (FB)	Feedback input leakage current	V <sub>FB</sub> = 0.8V		1	100	nA	
	Line regulation	I <sub>OUT</sub> = 1A, V <sub>OUT</sub> = 1.8V		0.002		%/V	
	Load regulation	I <sub>OUT</sub> = 0.5A to 2A, V <sub>OUT</sub> = 1.8V		0.12		%/A	
POWER SWITCH							
R <sub>DS(on)</sub>	High-side FET on-resistance	I <sub>SW</sub> = 500mA, V <sub>IN</sub> ≥ 6V		90	170	mΩ	
		I <sub>SW</sub> = 500mA, V <sub>IN</sub> = 3V		120			
	Low-side FET on-resistance	I <sub>SW</sub> = 500mA, V <sub>IN</sub> ≥ 6V		40	70		
		I <sub>SW</sub> = 500mA, V <sub>IN</sub> = 3V		50			
R <sub>DP</sub>	Dropout resistance	100% mode, V <sub>IN</sub> ≥ 6V		125		mΩ	
		100% mode, V <sub>IN</sub> = 3V		160			
I <sub>LIMF</sub>	High-side FET switch current limit	V <sub>IN</sub> = 6V, T <sub>J</sub> = 25°C	3	3.5	4	A	
f <sub>SW</sub>	PWM switching frequency	I <sub>OUT</sub> = 1A, V <sub>OUT</sub> = 1.8V		2.0		MHz	

## 6.6 Typical Characteristics




Figure 1. Dropout Resistance




Figure 2. Quiescent Current




Figure 3. Shutdown Current


## 7 Detailed Description

### 7.1 Overview

The TPS82140 synchronous step-down converter MicroSiP™ power module is based on DCS-Control™ (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS-Control™ topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in PSM (Power Save Mode) at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.0MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC's quiescent current to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes using a single building block and therefore has a seamless transition from PWM to PSM without effects on the output voltage. The TPS82140 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 PWM and PSM Operation

The TPS82140 includes an on-time ( $t_{ON}$ ) circuitry. This  $t_{ON}$ , in steady-state operation in PWM and PSM modes, is estimated as:

$$t_{ON} = 500\text{ns} \times \frac{V_{OUT}}{V_{IN}} \quad (1)$$

In PWM mode, the TPS82140 operates with pulse width modulation in continuous conduction mode (CCM) with a  $t_{ON}$  shown in Equation 1 at medium and heavy load currents. A PWM switching frequency of typically 2.0MHz is achieved by this  $t_{ON}$  circuitry. The device operates in PWM mode as long as the output current is higher than half the inductor's ripple current estimated by Equation 2.

$$\Delta I_L = t_{ON} \times \frac{V_{IN} - V_{OUT}}{L} \quad (2)$$

To maintain high efficiency at light loads, the device enters Power Save Mode seamlessly when the load current decreases. This happens when the load current becomes smaller than half the inductor's ripple current. In PSM, the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency. PSM is also based on the  $t_{ON}$  circuitry. The switching frequency in PSM is estimated as:

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}} \quad (3)$$

In PSM, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance. The output voltage accuracy in PSM operation is reflected in the electrical specification table and given for a 22-μF output capacitor.

For very small output voltages, an absolute minimum on-time of about 80ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Also the off-time can reach its minimum value at high duty cycles. The output voltage remains regulated in such cases.

When  $V_{IN}$  decreases to typically 15% above  $V_{OUT}$ , the TPS82140 can't enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

### 7.3.2 Low Dropout Operation (100% Duty Cycle)

The TPS82140 offers a low input to output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times R_{DP} \quad (4)$$

Where

$R_{DP}$  = Resistance from  $V_{IN}$  to  $V_{OUT}$ , including high-side FET on-resistance and DC resistance of the inductor

$V_{OUT(min)}$  = Minimum output voltage the load can accept.



## Feature Description (continued)

### 7.3.3 Switch Current Limit

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a heavy load/shorted output circuit condition. If the inductor peak current reaches the switch current limit after a propagation delay of typically 30ns, the high-side FET is turned off and the low-side FET is turned on to ramp down the inductor current.

### 7.3.4 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an under voltage lockout is implemented, which shuts down the devices at voltages lower than  $V_{UVLO}$  with a hysteresis of 200mV.

### 7.3.5 Thermal Shutdown

The device goes into thermal shutdown and stops switching once the junction temperature exceeds  $T_{JSD}$ . Once the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

## 7.4 Device Functional Modes

### 7.4.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic High. Accordingly, the shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 1.5  $\mu$ A.

An internal pull-down resistor of 400k $\Omega$  is connected to the EN pin when the EN pin is Low. The pull-down resistor is disconnected when the EN pin is High.

### 7.4.2 Soft Startup (SS/TR)

The internal voltage clamp controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. When the EN pin is pulled high, the device starts switching after a delay of typically 55 $\mu$ s and the output voltage rises with a slope controlled by an external capacitor connected to the SS/TR pin. Using a very small capacitor or leaving the SS/TR pin floating provides fastest startup time.

The TPS82140 is able to start into a pre-biased output capacitor. During the pre-biased startup, both the power MOSFETs are not allowed to turn on until the internal voltage clamp sets an output voltage above the pre-bias voltage.

When the device is in shutdown, undervoltage lockout or thermal shutdown, the capacitor connected to SS/TR pin is discharged by an internal resistor. Returning from those states causes a new startup sequence.

### 7.4.3 Voltage Tracking (SS/TR)

The SS/TR pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in Figure 4.




Figure 4. Output Voltage Tracking

## Device Functional Modes (continued)

When the SS/TR pin voltage is between 50 mV and 1.2 V, the VOUT2 tracks the VOUT1 as described in [Equation 5](#).

$$\frac{V_{OUT2}}{V_{OUT1}} \approx 0.64 \times \frac{R2}{R1+R2} \times \frac{R3+R4}{R4} \quad (5)$$

When the SS/TR pin voltage is above 1.2 V, the voltage tracking is disabled and the FB pin voltage is regulated at 0.8 V. For decreasing SS/TR pin voltage, the device doesn't sink current from the output. So the resulting decreases of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is VIN+0.3V.

Details about tracking and sequencing circuits are found in [SLVA470](#).

### 7.4.4 Power Good Output (PG)

The device has a power good (PG) output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open drain output and is specified to sink up to 2mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 6V.

The PG pin goes low when the device is in shutdown or thermal shutdown. When the device is in UVLO, the PG pin is high impedance. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin floating when it is not used. [Table 1](#) shows the PG pin logic.

**Table 1. Power Good Pin Logic**

Device State		PG Logic Status	
		High Impedance	Low
Enable (EN=High)	$V_{FB} \geq V_{TH\_PG}$	√	
	$V_{FB} \leq V_{TH\_PG}$		√
Shutdown (EN=Low)			√
UVLO	$0.7\text{ V} < V_{IN} < V_{UVLO}$		√
Thermal Shutdown	$T_J > T_{SD}$		√
Power Supply Removal	$V_{IN} < 0.7\text{ V}$	√	

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The output voltage of the TPS82140 is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

### 8.2 Typical Applications

#### 8.2.1 1.8-V Output Application



Copyright © 2017, Texas Instruments Incorporated

**Figure 5. 1.8-V Output Application**

##### 8.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

**Table 2. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	12V
Output voltage	1.8V
Output ripple voltage	< 20mV
Output current rating	2A

The components used for measurements are given in the following table.

**Table 3. List of Components**

REFERENCE	DESCRIPTION <sup>(1)</sup>	MANUFACTURER
C1	10 µF, 25 V, X7R, ±20%, size 1206, C3216X7R1E106M160AE	TDK
C2	22 µF, 10 V, X7S, ±20%, size 0805, C2012X7S1A226M125AC	TDK
C3	3300 pF, 50 V, ±5%, C0G/NP0, size 0603, GRM1885C1H332JA01D	Murata
R1, R2, R3	Standard	

(1) See [Third-party Products Disclaimer](#)

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design with WEBENCH® Tools

[Click here](#) to create a custom design using the TPS82140 device with the WEBENCH® Power Designer.

1. Start by entering your  $V_{IN}$ ,  $V_{OUT}$ , and  $I_{OUT}$  requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance
  - Run thermal simulations to understand the thermal performance of your board
  - Export your customized schematic and layout into popular CAD formats
  - Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

#### 8.2.1.2.2 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right) \quad (6)$$

R2 should not be higher than 100kΩ to achieve high efficiency at light load while providing acceptable noise sensitivity. Larger currents through R2 improve noise sensitivity and output voltage accuracy. [Figure 5](#) shows the external resistor divider value for a 1.8-V output. Choose appropriate resistor values for other outputs.

In case the FB pin gets opened, the device clamps the output voltage at the VOUT pin internally to about 7V.

#### 8.2.1.2.3 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR ceramic capacitors are required. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10-μF or larger input capacitor is required. The output capacitor value can range from 22μF up to more than 400μF. Higher values are possible as well and can be evaluated through the transient response. Larger soft start times are recommended for higher output capacitances.

High capacitance ceramic capacitors have a DC Bias effect, which will have a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.


#### 8.2.1.2.4 Soft Startup Capacitor Selection

A capacitance connected between the SS/TR pin and the GND allows programming the startup slope of the output voltage. A constant current of 2.5 μA charges the external capacitor. The capacitance required for a given soft startup time for the output voltage is given by:


$$C_{SS/TR} = t_{SS/TR} \times \frac{I_{SS/TR}}{1.25\text{V}} \quad (7)$$

### 8.2.1.3 Application Performance Curves


$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ , unless otherwise noted.




**Figure 6. Efficiency,  $V_{OUT} = 1.0\text{ V}$**




**Figure 7. Efficiency,  $V_{OUT} = 1.0\text{ V}$**




**Figure 8. Efficiency,  $V_{OUT} = 1.8\text{ V}$**









**Figure 9. Efficiency,  $V_{OUT} = 1.8\text{ V}$**




**Figure 10. Efficiency,  $V_{OUT} = 2.5\text{ V}$**




**Figure 11. Efficiency,  $V_{OUT} = 2.5\text{ V}$**



**Figure 12. Efficiency,  $V_{OUT} = 3.3\text{ V}$** 

**Figure 13. Efficiency,  $V_{OUT} = 3.3\text{ V}$** 

**Figure 14. Efficiency,  $V_{OUT} = 5.0\text{ V}$** 

**Figure 15. Efficiency,  $V_{OUT} = 5.0\text{ V}$** 

 $\theta_{JA} = 46.1\text{ }^{\circ}\text{C/W}$ 
**Figure 16. Thermal Derating,  $V_{OUT} = 1\text{ V}$** 

 $\theta_{JA} = 46.1\text{ }^{\circ}\text{C/W}$ 
**Figure 17. Thermal Derating,  $V_{OUT} = 1.8\text{ V}$**




**Figure 18. Thermal Derating,  $V_{OUT} = 3.3\text{ V}$**




**Figure 19. Thermal Derating,  $V_{OUT} = 5\text{ V}$**




**Figure 20. Load Regulation**




**Figure 21. Line Regulation**




**Figure 22. Switching Frequency**




**Figure 23. Switching Frequency**




**Figure 24. Input and Output Ripple in PWM Mode**




**Figure 25. Input and Output Ripple in PSM Mode**




**Figure 26. Load Transient**



**Figure 27. Load Transient**



**Figure 28. Startup without Load**



**Figure 29. Startup / Shutdown with Resistance Load**




## 8.3 System Examples

### 8.3.1 Inverting Power Supply

The TPS82140 can be used as inverting power supply by rearranging external circuitry as shown in [Figure 30](#). As the former GND node now represents a voltage level below system ground, the voltage difference between  $V_{IN}$  and  $V_{OUT}$  has to be limited for operation to the maximum supply voltage of 17V (see [Equation 8](#)).

$$V_{IN} + |V_{OUT}| \leq V_{INmax} \quad (8)$$



Copyright © 2017, Texas Instruments Incorporated

**Figure 30. Inverting Power Supply Schematic**

The transfer function of the inverting power supply configuration differs from the buck mode transfer function, incorporating a Right Half Plane Zero additionally. Therefore the loop stability has to be adapted. More detailed information is given in [TIDUCV2](#).

## 9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3V and 17V. The average input current of the TPS82140 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}} \quad (9)$$


Ensure that the power supply has a sufficient current rating for the applications.

## 10 Layout

### 10.1 Layout Guidelines

- TI recommends placing all components as close as possible to the IC. The input capacitor placement specifically, must be closest to the VIN and GND pins of the device.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- Refer to [Figure 31](#) for an example of component placement, routing and thermal design.

### 10.2 Layout Example



**Figure 31. TPS82140 PCB Layout**

### 10.3 Thermal Consideration

The output current of the TPS82140 needs to be derated when the device operates in a high ambient temperature or delivers high output power. The amount of current derating is dependent upon the input voltage, output power, PCB layout design and environmental thermal condition. Care should especially be taken in applications where the localized PCB temperature exceeds 65°C.

The TPS82140 module temperature must be kept less than the maximum rating of 125°C. Three basic approaches for enhancing thermal performance are below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the TPS82140 to the PCB.
- Introduce airflow into the system.

To estimate approximate module temperature of TPS82140, apply the typical efficiency stated in this datasheet to the desired application condition to find the module's power dissipation. Then calculate the module temperature rise by multiplying the power dissipation by its thermal resistance. For more details on how to use the thermal parameters in real applications, see the application notes: [SZZA017](#) and [SPRA953](#).

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

##### 11.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS82140 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

MicroSiP, DCS-Control, E2E are trademarks of Texas Instruments.  
WEBENCH is a registered trademark of Texas Instruments.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


## 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OUTLINE

**SIL0008D**
**MicroSiP™ - 1.53 mm max height**

MICRO SYSTEM IN PACKAGE



4221520/A 07/2015

MicroSiP is a trademark of Texas Instruments

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pick and place nozzle  $\varnothing$  1.3 mm or smaller recommended.
4. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT


**SIL0008D**

**MicroSiP™ - 1.53 mm max height**

MICRO SYSTEM IN PACKAGE



LAND PATTERN EXAMPLE  
SOLDER MASK DEFINED  
SCALE:20X



4221520/A 07/2015


NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

## EXAMPLE STENCIL DESIGN

**SIL0008D**
**MicroSiP™ - 1.53 mm max height**

MICRO SYSTEM IN PACKAGE



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL  
 EXPOSED PAD  
 85% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:30X

4221520/A 07/2015


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 12.1 Package Materials Information

### 12.1.1 Tape and Reel Information




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82140SILR	μSiP	SIL	8	3000	330.0	12.4	3.05	3.25	1.68	8.0	12.0	Q1
TPS82140SILT	μSiP	SIL	8	250	178.0	13.2	3.05	3.25	1.68	8.0	12.0	Q1

# TPS82140

SLVSDN3–JUNE 2017

[www.ti.com](http://www.ti.com)

## TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82140SILR	μSiP	SIL	8	3000	383.0	353.0	58.0
TPS82140SILT	μSiP	SIL	8	250	223.0	194.0	35.0

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS82140SILR</a>	Active	Production	uSiP (SIL)   8	3000   LARGE T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	5R
TPS82140SILR.A	Active	Production	uSiP (SIL)   8	3000   LARGE T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	5R
TPS82140SILR.B	Active	Production	uSiP (SIL)   8	3000   LARGE T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	5R
<a href="#">TPS82140SILT</a>	Active	Production	uSiP (SIL)   8	250   SMALL T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	5R
TPS82140SILT.A	Active	Production	uSiP (SIL)   8	250   SMALL T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	5R
TPS82140SILT.B	Active	Production	uSiP (SIL)   8	250   SMALL T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	5R

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82140SILR	uSiP	SIL	8	3000	330.0	12.4	3.05	3.25	1.68	8.0	12.0	Q1
TPS82140SILT	uSiP	SIL	8	250	330.0	13.2	3.05	3.25	1.68	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82140SILR	uSiP	SIL	8	3000	383.0	353.0	58.0
TPS82140SILT	uSiP	SIL	8	250	223.0	194.0	35.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated