Op Amp LDO Circuit




Amplifiers

Design Goals

Input	Output		Supply		
V _I	V _o	l _{out}	V _{cc}	V _{eemax}	V _{eemin}
-5.5 V < V _{ee} < -4.5 V	−3 V	600 mA	0 V	-4.5 V	–5.5 V

Design Description

This design accurately steps down a voltage level and holds it stable at a fixed output voltage (low dropout regulator). The regulator takes a -4.5-V to -5.5-V input voltage and steps it down to a -3-V rail that supplies current up to 600 mA.



Design Notes

- 1. Use the op amp in a linear operating region. Ensure that the inputs of the op amp do not exceed the common-mode range of the device. Linear output swing is usually specified under the A_{OL} test conditions.
- 2. The common-mode voltage is equal to the inverting input voltage, set by the TLV431 reference of -1.24 V.
- 3. Using a high-gain BJT reduces the output current requirement for the op amp.
- 4. The majority of the power loss is $|V_{ee} V_{out}| \times I_{out}$ and will be dissipated in transistor T_1 . A larger V_{ee} will increase power loss and the temperature of T₁.

Copyright © 2021 Texas Instruments Incorporated

- 5. Other op amps may be used in place of the TLV9002, but may require adjustment of the feedback
- 6. Positive feedback to the amplifier is used, because an inversion is performed by T₁.



Design Steps

The transfer function of the circuit is:

$$V_{out} = -1.24 \text{ V} \times \frac{R_1 + R_2}{R_2}$$

1. Based on the desired output voltage, in this case -3V, select a ratio of R₁ and R₂ that satisfies the above equation.

$$-3 \text{ V} = -1.24 \text{ V} \times \frac{R_1 + R_2}{R_2}$$

$$1.419 \times R_2 = R_1$$

Selecting standard resistors, choose 1.02 k Ω and 715 Ω .


2. For sizing the output capacitance, the product of C_2 and R_{esr} should generate a zero below 10 kHz to ensure stability. The ESR zero is located at:

$$F_{z(ESR)} = \frac{1}{2\pi R_{esr} c_2} = \frac{1}{2\pi (1 \Omega) (47 \times 10^{-6} F)} = 3.38 \text{ kHz}$$




Design Results


DC Analysis Results



Vee Sweep




Output Current Sweep




Dropout Voltage

AC Analysis Results




Bode 60 mA



Bode 600 mA

Transient Analysis Results



Transient Response (100-mA Step)

Design References

See the Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

AN-1482 LDO Regulator Stability Using Ceramic Output Capacitors

Space-Grade, 100-krad, -2.5-V, Discrete Negative LDO Linear Regulator Circuit

For more information on many op amp topics including common-mode range, output swing, and bandwidth, please visit TI Precision Labs.

Design Featured Devices

TLV9001			
V _{ss}	1.8 V–5.5 V		
V _{inCM}	Rail-to-rail		
V _{out}	Rail-to-rail		
V _{os}	0.4 mV		
Iq	0.06 mA		
I _b	5 pA		
UGBW	1 MHz		
SR	2 V/μs		
#Channels	1		
TLV9001			

Design Alternative Devices

OPA392				
V _{ss}	1.7V-5.5V			
V _{inCM}	Rail-to-rail			
V _{out}	Rail-to-rail			
V _{os}	1 μV			
Iq	1.22 mA			
I _b	0.01 pA			
UGBW	13 MHz			
SR	4.5 V/μs			
#Channels	1			
OPA392				

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated