

Using the TPS62150 in a Split Rail Topology

Zsolt Molnar, Chris Glaser

Low Power DC-DC Applications

ABSTRACT

The need for creating a positive and a negative output supply rail for symmetrical loads is an everyday engineering need for powering loads such as operational amplifiers, sensors, and data converters. This application report demonstrates a method of generating a split rail supply with the TPS62150 easy-to-use, synchronous buck converter. The wide operating input voltage range of 3 V to 17 V is ideal for creating output voltages from ± 0.9 V up to ± 6 V. This application note is applicable to any of the TPS62130, TPS62140, and TPS62150 devices.

1	Introduction		
2	Split R	ail Topology	2
	2.1	Concept	2
	2.2	Inductor Currents	
	2.3	Output Current Calculations	4
	2.4	Vin and Vout Range	5
3	External Component Selection		
	3.1	Inductor Selection	
	3.2	Input Capacitor Selection	5
	3.3	Selecting L and Cout for Stability	
	3.4	Diode Selection	6
	3.5	Soft Start Capacitor Selection	6
	3.6	Digital Pin Configuration (EN, PG, FSW, and DEF)	
4	Typica	Performance and Waveforms	
5	Conclusion		
	5.1	References	10

List of Figures

2 3
3
5
7
8
8
8
10

DCS-control is a trademark of #IMPLIED. Coilcraft is a registered trademark of Coilcraft, Incorporated.



1 Introduction

The objective is to design a non-isolated power supply which is capable of generating a positive and a negative supply rail from a 3.3- to 5-V input voltage rail for symmetrical loads, such as analog-to-digital converters or amplifiers. Specifically, this application note creates \pm 6-V output rails with 100-mA load current capability; the rails are then post regulated with LDOs for clean, very low noise \pm 5-V rails. See Figure 1 for the system block diagram.



Figure 1. Block Diagram

2 Split Rail Topology

2.1 Concept

The split rail topology shown in Figure 2 is very similar to the inverting buck-boost topology. (See application report <u>SLVA469</u> for a description on the inverting buck-boost topology with the TPS6215x). The IC ground is used as the negative output voltage (labeled as –Vout). What used to be the positive output in the buck configuration is used as GND. The positive rail is created with a standard, off-the-shelf coupled inductor, a rectifying diode (D1) and a second output capacitor. The feedback resistors are connected between the negative and the positive outputs to regulate the voltage across the positive and negative output rails.





2.2 Inductor Currents

Figure 3 shows the primary (ILo,neg) and secondary (ILo,pos) currents in the coupled inductor during continuous conduction mode (CCM) when assuming an ideal coupling coefficient (= 1). When the high-side MOSFET turns on, current ramps up in the primary winding. The secondary winding's diode blocks current flow in it during the on time. Once the high-side MOSFET turns off, the low-side MOSFET turns on to ramp down the inductor current. Now, the secondary winding's diode is forward biased and current flows equally in both windings.

To estimate the maximum rms current for the inductor, calculate lpt1 to lpt6 using Equation 1 to Equation 6, and substitute into, and solve Equation 7 and Equation 8. D is the duty cycle and calculated as: D = Vout / (Vout + Vin) where Vout refers to the absolute value of the negative output voltage, 6 V in this application report's circuit. Dmax refers to the maximum duty cycle which occurs at the lowest Vin. Dmax should be used to estimate the worst case rms current in the inductor.

Ipt2 must be less than the 1.4-A minimum forward current limit of the TPS62150. The difference between Equation 2 and Equation 1 is the inductor ripple current.



Figure 3. Current in Primary and Secondary Winding

$$Ipt1 = \frac{lopos + loneg}{1 - Dmax} - \frac{Vinmin \times Dmax}{2 \times fsw \times L}$$
(1)
Vinmin × Dmax

$$Ipt2 = Ipt1 + \frac{fsw \times L}{fsw \times L}$$
(2)

$$lpt3 = \frac{lpt2}{2}$$
(3)

$$Ipt4 = Ipt3 - \frac{1}{2} \times \left(\frac{Vinmin \times Dmax}{2 \times fsw \times L}\right)$$
(4)

$$lpt6 = lpt5 - \frac{1}{2} \times \left(\frac{Vinmin \times Dmax}{2 \times fsw \times L} \right)$$
(6)

ILo,negrms =
$$\sqrt{\frac{D}{3} \times (\operatorname{lpt1}^2 + \operatorname{lpt2} + \operatorname{lpt2}^2) + \frac{1-D}{3} \times (\operatorname{lpt3}^2 + \operatorname{lpt3} \times \operatorname{lpt4} + \operatorname{lpt4}^2)}$$
 (7)

ILo, posrms =
$$\sqrt{\frac{1-D}{3}} \times \left(|\text{pt5}^2 + |\text{pt5} \times |\text{pt6} + |\text{pt6}^2 \right)$$
 (8)

(5)

3

Split Rail Topology



Split Rail Topology

(12)

2.3 Output Current Calculations

The average inductor current is affected by this topology. In the buck configuration, the average inductor current is equal to the average output current because the inductor always supplies current to the load during both the on and off times of the high-side MOSFET. However, in the split rail configuration, the load is supplied with current only from the output capacitors and is completely disconnected from the inductor during the on time of the high-side MOSFET. During the off time, both the primary and secondary inductor windings connect to each output cap and each load. Knowing that the off time is 1 - D of the switching period, then the average inductor current is:

$$I_{L(Avg)} = I_{OUT} / (1 - D)$$
(9)
Where lout is the sum of lopos and loneg:

$$I_{OUT} = lopos + loneg$$
(10)
The duty cycle for a split rail converter is:

$$D = Vout / (Vout + Vin)$$
(11)

Where Vout refers to the absolute value of the negative output voltage, 6 V in this application report's circuit. The peak-to-peak inductor ripple current is calculated as:

 $\Delta I_{L} = Vin \times D / (Fsw \times L)$

Where,

 ΔI_L : Peak-to-peak inductor ripple current in the primary winding D: Duty cycle Fsw: switching frequency L: inductance Vin: Input voltage with respect to ground (instead of IC GND which is –Vout)

Finally, the maximum inductor current becomes:

 $I_{L(Max)} = I_{L(Avg)} + \Delta I_{L} / 2$ (13)

Rearranging this equation and setting $I_{L(Max)}$ to $I_{LIMF(Min)}$, the switching current limit as specified in the datasheet, gives:

$$I_{L(Avg)} = I_{LIMF(Min)} - \Delta I_{L} / 2$$
(14)

This result is then used to calculate the maximum output current:

$$I_{OUT} = I_{L(Avg)} \times (1 - D)$$
 (15)

For a negative output voltage of –6 V and a 3.3-µH inductor, Figure 4 shows the calculated maximum output currents at different input voltages with the TPS62150's minimum switch current limit of 1.4 A. Since DCS-control[™] topology devices are not running on a fixed frequency control scheme, the switching frequency used for the calculations are 1 MHz (FSW pin set high) and 2 MHz (FSW pin set low) respectively, for taking some variation into consideration. The output current shown is between the positive and the negative power rail. For example, 200 mA on Figure 4 means 200-mA current flowing from +Vout to –Vout. The higher switching frequency circuit obtains a higher load current, because it has a lower inductor current ripple.





Figure 4. Output Current versus Input voltage

2.4 Vin and Vout Range

The input voltage that can be applied to a split rail converter IC is less than the input voltage that can be applied to the same buck converter IC. This is because the ground pin of the IC is connected to the negative output voltage. Therefore, the input voltage across the device is Vin to –Vout, not Vin to ground. Thus, the input voltage range of the TPS62150 is reduced to 3 V to (17 + -Vout), where –Vout is a negative value.

The output voltage range for both outputs is set by a voltage divider to the FB pin between +Vout and –Vout. Ground is not used in regulating the output voltage; rather, the voltage between the outputs is regulated. The voltage should be set to give at least 1.8 V and at most 12 V from +Vout to –Vout. See Diode Selection for more details on setting the output voltage.

3 External Component Selection

The inductor and output capacitor need to be selected based on the needs of the application and the stability criteria of the device. The selection criterion for the inductor and output capacitor is different from the buck converter. See Section 3.3, Selecting L and Cout for Stability for a discussion of stability.

3.1 Inductor Selection

When selecting the inductor value for the inverting buck-boost topology, the equations provided in Output Current Calculations should be used instead of the ones provided in the data sheet. I_{L(Max)} should be kept below the minimum current limit value of the device (1.4 A) for a reliable design. Also, the inductor should have a saturation current above the maximum current limit of the device. The LPD4012-332MLB inductor from Coilcraft® is selected for the coupled inductor. Coilcraft offers many other off-the-shelf coupled inductors in a variety of standard values, saturation currents, and sizes, for example, MSD1260, MSD1278, MSD7243 and LPD3015. See Selecting L and Cout for Stability for the stability impact of the inductor selection.

3.2 Input Capacitor Selection

An input capacitor, C_IN and a bypass capacitor, C_BYP are required to provide a local bypass for the input voltage source. Low ESR input capacitors are best for input voltage filtering and minimizing interference with other circuits. For most applications, 10-µF ceramic capacitors are recommended from Vin to ground and from Vin to –Vout. The C_IN and C_BYP capacitor values can be increased without any limit, for better input voltage filtering.



External Component Selection

www.ti.com

C_BYP provides an AC path from Vin to -Vout. When Vin is applied to the circuit, this dV/dt across C_BYP from Vin to -Vout creates a current that must return to ground (the return of the input supply) to complete its loop. This current might flow through the internal low-side MOSFET's body diode and the inductor to return to ground. Flowing through the body diode pulls the SW pin and VOS pin more than 0.3 V below IC ground, violating their absolute maximum rating. Such a condition might damage the TPS62150 and is not recommended. Therefore a Schottky diode, D2, should be installed on the output and startup testing should be conducted to ensure that the VOS pin is not driven more than 0.3 V below IC ground when Vin is applied.

3.3 Selecting L and Cout for Stability

Since the VOS and FB pins connect to different voltages on the output, it is not possible to measure the full control loop with a bode plot. Load transient response is a good test for stability, as described in the <u>SLVA381</u> application report.

The recommended nominal inductance and output capacitance values to use for this topology are in the range of 2.2 μ H to 3.3 μ H and from 44 μ F to 100 μ F, respectively. In this application report, a 3.3- μ H inductor and two 22- μ F capacitors are used per output rail.

In contrast to the buck topology, the inverting buck-boost topology contains a Right Half Plane (RHP) zero which significantly and negatively impacts the control loop response by adding an increase in gain along with a decrease in phase at a high frequency. This can cause instability. Equation 16 estimates the frequency of the RHP zero:

 $f_{RHP} = -(1 - D)^2 \times Vout / (D \times L \times I_{OUT} \times 2 \times \pi)$

(16)

It is recommended to keep the loop crossover frequency to 1/10th of the RHP zero frequency. Doing this requires either decreasing the inductance to increase the RHP zero frequency or increasing the output capacitance to decrease the crossover frequency. Note that the RHP zero frequency occurs at lower frequencies with lower input voltages, which have a higher duty cycle. The RHP zero for a 3-V input voltage and the highest output current of 183 mA is at approximately 264 kHz.

3.4 Diode Selection

The D1 diode reverse voltage needs to be greater than the difference between the maximum input voltage and the negative output voltage. For the TPS62150, a 20-V diode covers the complete input voltage range of the device. For a more detailed description on the input voltage range in the split rail topology, see Section 2.4.

The D1 diode must be capable of handling the output current calculated from Equation 15. As well, the forward voltage drop of the D1 rectifying diode (which varies based on load current) offsets the output rails such that the magnitude of the positive output is always lower than the negative output. The coupling coefficient of the coupled inductor also affects this voltage difference between the outputs. A low forward voltage diode should be selected for D1 to keep this voltage difference to a minimum. Doing this allows the negative output to remain below its 6-V operating range while at the same time allowing the positive rail to be high enough to give the LDO enough headroom to sufficiently clean up the output voltage. To keep the negative output voltage (the output voltage seen by the device between the IC ground and the VOS pin) within the recommended 0.9- to 6-V operating range, the difference between the two output voltage rails has been reduced to 11.5 V for this application report. For measurement results on load regulation see Figure 10 and Figure 11.

The D2 diode is necessary to ensure that the VOS pin is not driven more than 0.3 V below IC ground when VIN is applied. During normal operation D2 is reverse biased; therefore a low-leakage Schottky diode should be selected. For a more detailed description, see Section 3.2.

3.5 Soft Start Capacitor Selection

Placing a small ceramic capacitor on the SS/TR pin to the IC GND (that is, –Vout) adjusts the soft start time of the TPS62150. The soft start capacitor is calculated using Equation 17:

$$C_{SS} = t_{SS} \times \frac{2.5 \ \mu A}{1.25 \ V} \ [F]$$

where

6

(17)

 C_{ss} is the capacitance (F) required at the SS/TR pin and

 t_{ss} is the desired soft-start ramp time (s).

Careful selection of the soft start capacitor is important because the device in the split rail topology has a significantly increased current flowing through the switching elements of the device during startup. Too short of a soft start time results in entering current limit operation during startup, which causes an overvoltage on the output rails if a light load is present. Voltage measurements during startup with the lightest applied load should be conducted to ensure the voltage on the outputs does not exceed the recommended ± 6 V limit. In this application report, a 10-nF C_SS is used for a smooth startup.

3.6 Digital Pin Configuration (EN, PG, FSW, and DEF)

Because –Vout is the IC ground in this configuration, these pins must be referenced to –Vout instead of ground. See Section 2.2 in the application report <u>SLVA469</u> for interfacing with these pins. The same level shifters can be used in the split rail topology.

4 Typical Performance and Waveforms

The application circuit shown in Figure 5 is used to generate the data presented in Figure 6 — Figure 12. The output capacitors used are $22 \cdot \mu$ F, 16-V, 0805, X5R ceramic capacitors. Loss of capacitance from the DC bias effect can be significant. Unless otherwise specified, Vin = 5 V and Vout = ±6 V.

Figure 6 shows the startup behavior in the split rail configuration. After EN is taken high, the device starts switching after about a 50-µs delay and both output rails rise with a slope controlled by an external capacitor connected to the SS/TR pin.

Figure 7 shows the shutdown behavior in the split rail configuration. After EN is taken low, the device stops switching and both output rails decline to 0 V, based on their load.



Figure 5. Schematic of the Tested Circuit





Figure 6. Startup Behavior in the Split Rail Topology into a 150-mA Load



Figure 7. Shutdown Behavior in the Split Rail Topology with a 150-mA Load



Figure 8. Efficiency versus Load Current













Figure 11. Load Regulation on +Vout



Conclusion

www.ti.com



Figure 12. Load Transient Response 50 mA to 150 mA

5 Conclusion

The TPS62150 can be configured as a split rail converter to generate a positive and a negative output supply rail for symmetrical loads. The split rail topology changes some system characteristics, such as input voltage range and maximum output current. The desired 100-mA load current can be supported by the topology with an input voltage down to 3.3 V, keeping the negative output within the –6-V voltage limit of the IC while having approximately 5.5 V on the positive rail. This leaves enough headroom for \pm 5-V post regulation by an LDO. This application report explains the split rail topology and how to select the external components with the changed system characteristics. Measured data from the example design are provided. This report also applies to the TPS62130 and TPS62140 devices.

5.1 References

- 1. TPS62150 Datasheet (SLVSAL5)
- 2. Using the TPS6215x in an Inverting Buck-Boost Topology (SLVA469)
- 3. Creating a Split-Rail Power Supply With a Wide Input Voltage Buck Regulator (SLVA369)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications		
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications	
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers	
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps	
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy	
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial	
Interface	interface.ti.com	Medical	www.ti.com/medical	
Logic	logic.ti.com	Security	www.ti.com/security	
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com			
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com	
Wireless Connectivity	www.ti.com/wirelessconnectivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated