TPS23882B SIFOs IEEE802.3bt Conformance Test Report



Brandon Beader

ABSTRACT

This test report presents the conformity of TPS23882B using the TPS23882B1EVM-008 in combination with Sifos Technologies, which have established themselves as first and third-party houses for PoE suite testing. This test is per IEEE802.3bt compliance which is the foundation of interoperability and safety for the PoE enabled system.

Table of Contents

1 Introduction	2
2 Test Conditions	
3 Sifos Test Results	
List of Tables	
Table 1-1. Summary Table of PoE Compliance Terminology	2
,,,,,,,	

Trademarks

All trademarks are the property of their respective owners.

Introduction Www.ti.com

1 Introduction

IEEE 802.3bt Compliance and PoE Interoperability

IEEE802.3bt compliance is the foundation of interoperability and safety for any PoE enabled system. The use of non-compliant Power Sourcing Equipment (PSE) increases the risk that equipment connected to the system might not operate correctly or can even be damaged. This scenario is further intensified with the release of the new 802.3bt standard expanding the array of equipment using PoE and the increased available power levels of up to 90W (sourced).

Sifos Technologies and UNH-IOL have established themselves as first and third-party houses for PoE suite testing.

Note

Sifos Technologies

Sifos Technologies provides a one-box solution to facilitate complete first-party testing and analysis of Power Sourcing Equipment (PSE) behaviors and overall compliance based on the IEEE 802.3bt specification. Sifos test coverage exceeds 95% of 802.3bt PSE PICS.

Ethernet Alliance

The Ethernet Alliance (EA) is a consortium of leading industry experts, university, and government professionals, and component vendors that has created a PoE Certification Program. This program is aimed specifically at simplifying the certification and identification of PoE products that are compliant to the IEEE802.3bt PoE standard through the use of logos that can be affixed to PoE equipment and a Certified Product Registry.

Table 1-1. Summary Table of PoE Compliance Terminology

Brand /Acronym	IEEE Standard	Clause	Clause Title	Types	Classes	EA Cert Logo
PoE 1	802.3af		Power over	1	0-3	
	802.3at	33	Ethernet over 2- pair	2	0-4	Gen 1
PoE 2	802.3bt 145	145	Power over	3	1-6 or 1-4 DS ⁽¹⁾	Gen 2
		Ethernet	4	7-8 or 5 DS ⁽¹⁾	Genz	

⁽¹⁾ DS is used to denote Dual Signature PDs

www.ti.com Test Conditions

2 Test Conditions

In additional to just running the basic conformance testing on an individual port and to better recreate the system-level environment, TI individually tests all ports of the PSE controller devices while having the background ports running under various other PoE-application conditions. TI further, repeats testing conditions over extended periods of time to make sure performance is consistent after multiple hours, days and or continued operation.

Sifos HW: PSA-3000 Chassis with PSA-3202 Test Blades

Sifos SW: PSA v5.3.04

PSE HW: TPS23882B1EVM-008 + BOOST-PSEMTHR-007 with V_{pwr} = 48 V

PSE SRAM: v07

PSE Config: AUTO mode (pin resistor being set to 62 k Ω , 2-pair 30 W)

For more information please refer to the FAQ on TI's E2E™ design support forum.

Sifos Test Results www.ti.com

3 Sifos Test Results

TPS23882B1EVM-008

PSE Conformance Test Sui February 2 2023		⊈ Sife	os [®]	802.3bt 2Pr Conformance Repor version 5.3.0					
				Tost Mode:	30 Watt PH	Υ	version report version		
Port Count	1		recinio	Sifes Inter	op Index*:	100%		report version	rı 5.3.0
PSE Tested: Unspecified Type-3 30W	1		Error Log:		op muex.	100 /6			
Chassis ID: 192.168.221.105	DC A-3	000 Ports	_			Low	P/F	High	P/F
TestLoop: 1	5-2	UNITS	Min	Max	Average	Limit		High Limit	17/17
Test: det v	3-2	ONTIS	IVIIII	IVIAA	Average	Lillit		Lillit	
Open Circuit Det Voc=	24.43	V	24.43	24.43	24.43	2.8	Pass	30	Pas
Peak Det Vvalid=	7.09	V	7.09	7.09	7.1	3.8		10	Pas
Min Det Vvalid=	4.54	V	4.54	4.54	4.5	2.8		9	Pas
Det Volt Step dVtest=	2.55	V	2.55	2.55	2.6	1	Pass	7.2	Pas
Detection Slew=	0	V/usec	0	0	0	0		0.1	Pas
Good Sig Det Pulse=	3	edges	3	3	3	1	Pass	9	Pas
Backoff_Voltage=	0.5	V	0.5	0.5	0.5	0	Pass	2.8	Pas
Non_802_Discr_?=	0	***	0	0	0	0	Pass	0	Pas
Detect_Strategy=	0	***	0	0	0	0	Pass	2	Pas
Test: det_i									
Init_Current_Isc=	0.19	mA	0.19	0.19	0.19	0		5	Pas
Det_Current_Isc=	0.2	mA	0.2	0.2	0.2	0	Pass	5	Pas
Test: det_range		1/-1							
Rgood_Max=	30	Kohm	30	30	30	26	Pass	32	Pas
Rgood_Min=	17	Kohm	17	17	17	16		19	Pas
Rmid_det=	30	Kohm	30	30	30	26		33	Pas
Cgood_Max=	0.1	uF ****	0.1	0.1	0.1	0		10	Pas
Rbad_Cbad_Stat= Test: det time	"		U	U	0	0	rass	U	Pas
Backoff Time Tdbo=	63	msec	63	63	63	-1	Pass	1500	Pas
Eff Backoff Tdbo eff=	63	msec	63	63	63	-1	Pass	1500	Pas
Backoff Type=	0	****	0	0	0	0		0	Pas
Detection Time Tdet=	301	msec	301	301	301	5		500	Pas
Total Det Time=	305	msec	305	305	305	5		1000	Pas
Test: det rsource									
PSE Detect Source=	1	***	1	1	1	0	Pass	1	Pas
Output Impedance Zout=	450	Kohm	450	450	450	45	Pass	2000	Pas
Test: class_v									
Vclass_Max=	18.4	V	18.4	18.4	18.4	15.5	Pass	20.5	Pas
Vclass_Min=	18.3	V	18.3	18.3	18.3	15.5		20.5	Pas
Mark_Voltage_Vmark=	8.7	V	8.7	8.7	8.7	7	Pass	10	Pas
Mark_Voltage_Min=	8.6	V	8.6	8.6	8.6	7	Pass	10	Pas
Class_Reset_V=	-1	V	-1	-1	-1	-1	Pass	2.8	Pas
Test: class_time		***							
Class_0_Count=	1 07.5		1	1	1	1		1	Pas
Class_Time_Tpdc=	97.5	msec ****	97.5	97.5	97.5	88	-	105	Pas
Class_4_Count=	07.5		97.5	97.5	97.5	2 88		3 105	
Event1_Tlce= Event2 Tcle2=	97.5 9.4		97.5	97.5	97.5	5.6		20.4	Pas
Mark Tme1=	7.4	msec msec	7.4	7.4	7.4	5.6		12.4	Pas
Mark Tme2=	7.4		7.4	7.4	7.4	-112		376	
Class Reset Time=	10000		10000	10000	10000			10000	_
Class Probe Events=	0	****	0	0	0			3	
Test: class err			1						
Class lim=	77	mA	77	77	77	51	Pass	100	Pas
Pwr Cl lim=	0		0	0	0			0	
Pwr_Cl_55=	0	***	0	0	0	0	Pass	0	Pas
Mark_lim=	6	mA	6	6	6	5	Pass	100	Pas
Pwr_Cl_Uneven=	0	***	0	0	0			0	
Treset=	76	msec	76	76	76	15	Pass	10000	Pas
Fest: pwrup_time									
Power-On_Trise_c0=	23		23	23	23	15		50000	
Power-On_Tpon_c0=	105.5		105.5	105.5	105.5			400	
Power-On_Trise_c4=	24		24	24	24			50000	_
Power-On_Tpon_c4=	138.7	msec	138.7	138.7	138.7	0	Pass	400	Pas
Test: pwrup_inrush	404 ===		404.75	101 ==	101.0	460	-	453	_
Init_Iinrush=	421.75	mA	421.75	421.75	421.8			450	_
Max_linrush_c0=	421.25 421.25		421.25	421.25	421.3			450	
	1 477.75	mA	421.25	421.25	421.3	400	Pass	450	Pas
Max_Iinrush_c4= Min Iinrush=	420.63	mA	420.63	420.63	420.6	400	Pass	450	Pas

www.ti.com Sifos Test Results

Inrush_45m=	54.9	V	54.9	54.9	54.9	50	Pass	57	Pass
Inrush_Voltage=	31	V	31	31	31	30	Pass	57	Pass
Inrush Strategy c0=	0	***	0	0	0	0	Pass	0	Pass
Inrush Strategy c4=	0	***	0	0	0	0	Pass	0	Pass
Test: pwron v									
Vport min=	54.4	V	54.4	54.4	54.4	50	Pass	57	Pass
Vport max=	55	V	55	55	55	50	Pass	57	Pass
			6	6	6	0			
Vport_ripple=	6	mVpp			0		Pass	500	
Vport_noise=	/	mVpp	7	7	/	0	Pass	200	
Vtrans_min=	54.3	V	54.3	54.3	54.3	50	Pass	57	Pass
Vtrans_max=	55	V	55	55	55	50	Pass	57	Pass
Test: pwron pwrcap									
Pcon c0=	15.6	W	15.6	15.6	15.6	14.2	Pass	22.7	Pass
Icon % c0=	113.5	%	113.5	113.5	113.5	100	Pass	9999	Pass
Pcon c1=	4	W	4	4	4	3.9	Pass	22.7	Pass
		%	102.5	102.5	102.5	100		9999	
Icon_%_c1=	102.5						Pass		Pass
Pcon_c2=	7.1	W	7.1	7.1	7.1	6.8	Pass	22.7	Pass
Icon_%_c2=	106	%	106	106	106	100	Pass	9999	Pass
Pcon_c3=	15.6	W	15.6	15.6	15.6	14.2	Pass	22.7	Pass
Icon % c3=	113.5	%	113.5	113.5	113.5	100	Pass	9999	Pass
Pcon c4=	30.4	W	30.4	30.4	30.4	28.7	Pass	38.9	Pass
Icon % c4=	104.7	%	104.7	104.7	104.7	100	Pass	9999	Pass
	104.7	***	104.7	104.7	104.7	100	Pass	1	Pass
Type-2_Enable=			- '	- 1			1 d55	1	F 455
Test: pwron_maxi	100.0		100.0	100.0	100.0		_	1770	_
Ilim_Peak_1=	193.3	mA	193.3	193.3	193.3	0	Pass	1750	
Ilim_Min_1=	401.5	mA	401.5	401.5	401.5	400	Pass	1750	
Tlim_Min_1=	60.5	msec	60.5	60.5	60.5	10	Pass	9999	Pass
Tlim Max_1=	59.4	msec	59.4	59.4	59.4	0	Pass	75	Pass
Vlim 1=	54.5	V	54.5	54.5	54.5	50	Pass	57	Pass
Ilim Max 1=	315.3	mA	315.3	315.3	315.3	400	Info	1750	
Ktran lo 1=	109	%	109	109	109	92.4	Pass	115	
	192.8	mA	192.8	192.8	192.8	0	Pass	1750	Pass
Ilim_Peak_2=									
Ilim_Min_2=	685.5	mA	685.5	685.5	685.5	683	Pass	1750	Pass
Tlim_Min_2=	62.5	msec	62.5	62.5	62.5	10	Pass	9999	
Tlim_Max_2=	60.5	msec	60.5	60.5	60.5	0	Pass	75	Pass
Vlim 2=	54.1	V	54.1	54.1	54.1	50	Pass	57	Pass
Ilim Max 2=	949.8	mA	949.8	949.8	949.8	683	Pass	1750	Pass
Ktran lo 2=	108.2	%	108.2	108.2	108.2	92.4	Pass	115	Pass
Test: pwron overld						02.1			
%Ipeak 1=	125	%	125	125	125	100	Pass	125	Pass
		76 V		54.6	54.6	50			
Vport_Ipeak_1=	54.6		54.6				Pass	57	Pass
Vport_5%DC_1=	54.6	V	54.6	54.6	54.6	50	Pass	57	Pass
%Ipeak_2=	125	%	125	125	125	100	Pass	125	
Vport_Ipeak_2=	54.2	V	54.2	54.2	54.2	50	Pass	57	Pass
Vport 5%DC 2=	54.2	V	54.2	54.2	54.2	50	Pass	57	Pass
Test: mps dc valid									
Min Valid Time Tmps=	4	msec	4	4	4	1	Pass	6	Pass
Duty Cycle tol=	1	****	1	1	1	1	Pass	1	Pass
			'	- '	'	'	1 435	'	1 455
Test: mps_dc_pwrdn	<u> </u>	A				4	Der		Dess
Min_Valid_I_hold=	6	mA	6	6	6	4	Pass	9	
Time-to-Shutdown_Tmpdo=	362	msec	362	362	362	320	Pass	400	Pass
Test: pwrdn_overld									
Icut_1=	295	mA	295	295		-1	Pass	1750	Pass
Tcut_1=	62.6	msec	62.6	62.6	62.6	50	Pass	9999	Pass
Isoft 1=	-1	mA	-1	-1	-1	-1	Pass	683	Pass
Tsoft 1=	-1	msec	-1	-1	-1	-1		2000	
Icut 2=	567	mA	567	567	567	-1		1750	
Tcut 2=	62.1	msec	62.1	62.1	62.1	10	Pass	9999	
Isoft_2=	-1	mA	-1	-1	-1	-1		683	
Tsoft_2=	-1	msec	-1	-1	-1	-1	Pass	2000	Pass
Test: pwrdn_time									
Turn-Off_Time_Toff=	24.4	msec	24.4	24.4	24.4	0	Pass	500	
Output_Cap_Cout=	0.1012	uF	0.1012	0.1012	0.1	-1	Pass	0.52	Pass
Output Load Rp=	113.6	Kohm	113.6	113.6	114	45	Pass	50000	
Test: pwrdn v									
Avg Idle Voff=	0.1	V	0.1	0.1	0.1	0	Pass	2.8	Pass
	1453.1	msec	1453.1	1453.1	1453			10000	
Error_Delay_Ted=									
Peak_Error_Delay_Ved=	0.7	V	0.7	0.7	0.7	0	Pass	20.5	Pass
Test Port Model Number:	. 2202								
	3202								
Test Port Hardware Version: Test Port Firmware Version:	8 4.17 lc18								

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated