


Layer Stack Up Detail for: TIDA-00661-A			
Layer	Material	Copper Thickness	Dielectric Material
Top Solder Mask	C.075		Solder Resist
Top Layer	C.013	1.4mil	FR4-High Tg
Prep	C.02	1.4mil	FR4-High Tg
Bottom Layer	C.083	1.4mil	FR4-High Tg
Bottom Solder Mask	C.085	1.4mil	Solder Resist

DESIGN INFORMATION	
BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)	
5995.50 MIL X 3149.6 MIL	
Number of Layers : 4	
MIN. TRACK WIDTH: 8 MIL	
MIN. CLEARANCE: 7.874 MIL	
MIN. VIA DRILL SIZE: 7.874 MIL	
MINIMUM ANNULAR RING 5.9055 MIL EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL	
MATERIAL:	
<input type="checkbox"/> FR-408 <input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER	
THICKNESS: <input checked="" type="checkbox"/> 63 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER	
TOLERANCE: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2	
BOW & TWIST: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2	
COPPER THICKNESS (FINISHED):	
OUTER: <input checked="" type="checkbox"/> 1.4MIL (1oz) <input type="checkbox"/> 2MIL (1.4oz) <input type="checkbox"/> 2.8MIL (2oz)	
INNER SIGNAL: <input checked="" type="checkbox"/> 1.4MIL (1oz) <input type="checkbox"/> 2.8MIL (2oz) <input type="checkbox"/> N/A	
DRILLING:	
REFERENCE: <input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES	
PTH MIN COPPER THICKNESS: <input checked="" type="checkbox"/> 1MIL <input type="checkbox"/> OTHER	
BOARD FINISH:	
SILKSCREEN COLOR: <input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM	
SILKSCREEN COLOR: <input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER	
SOLDER RESIST COLOR:	
<input checked="" type="checkbox"/> GREEN <input type="checkbox"/> BLUE <input type="checkbox"/> OTHER	
SURFACE FINISH: <input checked="" type="checkbox"/> IMMERSION GOLD (ENG) <input type="checkbox"/> ENIG	
<input type="checkbox"/> IMM. TIN/SILVER OR EQUIV <input type="checkbox"/> OTHER	
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRM PER MECH LAYER 1	
<input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE	
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS -> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3	
<input checked="" type="checkbox"/> UL 94V-0 <input checked="" type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER	
ADDITIONAL REQUIREMENTS: VIA TENCING: YES <input checked="" type="checkbox"/> NO	
MICROSECTION: <input type="checkbox"/> YES IMPEDANCE CONTROL: YES <input type="checkbox"/> NO <input checked="" type="checkbox"/>	
BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	
MANUFACTURER'S UL: <input type="checkbox"/> RAIL <input type="checkbox"/> METAL <input checked="" type="checkbox"/> SILK	



PROJECT TITLE:	
TIDA-00661_MCU_Card	
DESIGNED FOR:	
Public Release	
FILE NAME:	
TIDA-00661-A_PcbDoc	
ENGINEER:	LAYOUT BY:
Greenivasa Kallikuppa	Avinash N
SCALE: 0.72	ALTIM DESIGNER VERSION:
	14.3.14.34663

- 225 ■ Install Label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- 226 ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- 227 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 228 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.



COMPONENTS MARKED "OMP" SHOULD NOT BE REPLACED.
ASSEMBLY VARIATIONS
(No Variations)

DESIGNED BY: TID-00661-A
DATE: 12/18/2013
REV: E2
SUN REV: Not In Use
TID-00661-A

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00661-A	REV: E2	SUN REV: Not In Use
LAYER NAME: Top Layer	Bottom Layer	GERBER FILE: TIDA-00661-A_01.GBR	GERBER FILE: TIDA-00661-A_02.GBR
PLOT NAME: Main Layer Composite Printout	GENERATED: 12/18/2013 3:04:00 PM	FILE: TIDA-00661-A_PcbDoc	FILE: TIDA-00661-A_PcbDoc

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.