

# **PCB Layout Guidelines for CDCLVP110**

---

*Gerhard Kaser*
*High Performance Analog/CDC*

## **ABSTRACT**

This application note describes various electrical and thermal performance considerations for TI's CDCLVP110. In addition, it provides recommendations for PCB layout as well as optimizing power consumption in a real system application. Finally, it shows examples of how to estimate the worst case chip temperature.

## **Contents**

<b>1</b>	<b>Introduction.....</b>	<b>1</b>
<b>2</b>	<b>Optimizing the PCB Layout for the CDVLP110 .....</b>	<b>2</b>
	2.1 PCB Layout Considerations for Electrical Performance.....	2
	2.2 PCB Layout Considerations for Thermal Performance .....	2
<b>3</b>	<b>Power Consumption and Chip Temperature.....</b>	<b>4</b>
	3.1 How Can the Device Power Consumption Be Reduced? .....	6
<b>4</b>	<b>Summary .....</b>	<b>6</b>
<b>5</b>	<b>References .....</b>	<b>6</b>

## **Figures**

<b>1</b>	<b>PCB Layout Proposal.....</b>	<b>3</b>
<b>2</b>	<b>Output Stage and Termination Schematic .....</b>	<b>5</b>

## **1 Introduction**

As clock and data transmission approaches the gigabit range, modern processes and small geometries are needed to fulfill such requirements. The CDCLVP110 is built in the SiGe process. Small feature sizes result in a small die size. As the die area gets smaller the thermal resistance from junction to the ambient increases. Optimizing the PCB layout provides the high-frequency performance required for 3.5-GHz operation and also helps to sink heat from the chip to the ambient.

## 2 Optimizing the PCB Layout for the CDVLP110

### 2.1 PCB Layout Considerations for Electrical Performance

Generally, an RF-type PCB layout is required in high-speed systems with clock speeds up to 3.5 GHz and typical rise and fall times of 150 ps. Impedance matching over 50- $\Omega$  transmission lines is best achieved using ground planes. Also, a  $V_{CC}$  plane is recommended for a low-impedance power supply connection. This can be realized as a split plane, having the device power supply ( $V_{CC}$ ) and the termination voltage ( $V_{CC} - 2$  V) wired in one layer. The best clock signal integrity and fast transition times can be achieved by using high frequency laminates in the signal layers. The termination resistors for the CLK0/CLK0z (CLK1/CLK1z) input pairs should be placed as close as possible to the CDCLVP110 device leads. The Qn/Qnz outputs are best terminated at the end of the 50- $\Omega$  transmission lines, which are close to the input pins of the receiver, driven by the LVP110. Figure 1 shows one routing example for CLK0, CLK0z, and one example for Q4, Q4z. To avoid impedance discontinuity, vias should not be placed in the clock signal lines and the high-speed signal routing should be done on the component side (top or bottom layer). This is different from standard PCB layout recommendations of having high-speed signal wires in the inner layers or embedded between two ground layers for EMI reduction. However, the differential signaling here cancels out this effect. A combination of 100-nF (C2 and C4 in Figure 1) decoupling capacitors and low-inductance multilayer ceramic chip capacitors of 100 pF (C1, C3, and C5 in Figure 1) with class 1 dielectric type (like NPO or COG) are recommended.

### 2.2 PCB Layout Considerations for Thermal Performance

TI's CDCLVP110 devices were characterized from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . This device passed the operating live test at  $155^{\circ}\text{C}$  ambient temperature (chip temperature about  $180^{\circ}\text{C}$ ) and at 240h with no failures. Assuming a typical application ambient temperature of  $55^{\circ}\text{C}$  and applying the Arrhenius equation would result in a theoretical acceleration factor of 325. This is as if the device were continuously powered for 78,000 hrs (calculated with 0.7eV activation energy). For reliability reasons, it is recommended to keep the chip temperature as low as possible. As a rule of thumb, the average chip temperature over the lifetime should not exceed  $110^{\circ}\text{C}$ .

The junction to ambient thermal resistance ( $\theta_{JA}$ ) worst case values in the *package thermal impedance* table of the CDCLVP110 data sheet, literature number SCAS681 were generated by modeling with a JESD51-7 high K board, two signal and two plane layers (2s2p). These values can only be used for rough estimates of the chip temperature. Since the external resistances of the surrounding air, PCB etc. are in series with the package resistance, factors external to the package affect the junction temperature significantly. The JESD51-7 is an agreed standard for PCB layout to compare different package types. The thermal resistance in the application may be similar but it can differ. Figure 1 shows a PCB layout example optimized to give best electrical and thermal performance. The thermal resistance of the lead frame (copper) is significantly lower than that of the plastic. The five leads specified for  $V_{CC}$  connection have the additional advantage of transferring heat away from the chip. With the help of thermal vias in the PCB, heat is drawn from the device through the power and ground planes through special edge connectors and dissipated into the ambient surroundings. Using 0,3 mm  $\varnothing$  vias to connect to  $V_{CC}$ , ground ( $V_{EE}$ ), and  $V_{term}$  gives connections with both low impedance and low thermal resistance. In addition, the traces on the top and bottom layers can be used for heat transfer if they are exposed (not covered by the solder mask). If required, the copper area beneath the device can be exposed and the use of thermal grease could further reduce the  $\theta_{JA}$ . This might be an alternative in systems where the use of a fan is not possible. In systems where airflow is readily available, not only  $\theta_{JA}$  is reduced but the ambient temperature is also lowered.




Figure 1. PCB Layout Proposal

### **3 Power Consumption and Chip Temperature**

Estimating the chip temperature is a difficult task with all the external factors mentioned in Section 2.1 having an influence. The classical method by merely using the worst case: package data, power consumption, and environmental temperature results in a much too pessimistic picture.

**Example 1: Max Power Consumption and Worst Case Chip Temperature**

Data sheet limits:

1. Internal:  $I_{DD}$  max 85 mA
2. Output + internal:  $I_{DD}$  max 380 mA
3. Delta (output w/o internal): 380 mA – 85 mA = 295 mA or ~15 mA per output (20 outputs)


$$P_{int} = 3.8 V \times 85 mA = 323 mW$$

All outputs are terminated with 50  $\Omega$  to  $V_{CC} - 2 V$

$$P_{outputs} = (295 mA \times 2 V) - 20(15 mA)^2 \times 50 \Omega$$

$$P_{outputs} = 590 mW - 225 mW = 365 mW$$

$$P_{Device} = 323 mW + 365 mW = 688 mW \text{ (worst case)}$$



**Figure 2. Output Stage and Termination Schematic**

Worst case  $\theta_{JA}$  (with no air flow): 78°C /W

$$\Delta T = 0.688 W \times 78^\circ C / W = 53.6^\circ C$$

Therefore, the chip temperature is maximum 54°C above the ambient temperature.

## Example 2: Typical Power Consumption at 3.3-V $V_{CC}$ :

Internal:  $I_{DD} = 60 \text{ mA}$

Typical  $V_{OL}/V_{OH}$  relative to  $V_{term}$ :  $0.5 \text{ V} / 0.9 \text{ V}$

Average  $I_{Load} = 0.7 \text{ V}/50 \Omega = 14 \text{ mA}$  per output

$P_{int} = 3.3 \text{ V} \times 60 \text{ mA} \sim 200 \text{ mW}$

$P_{outputs} = 20(14 \text{ mA} \times 2 \text{ V}) - 20(14 \text{ mA})^2 \times 50 \Omega$

$P_{outputs} = 560 \text{ mW} - 196 \text{ mW} \sim 360 \text{ mW}$

$P_{Device} = 200 \text{ mW} + 360 \text{ mW} = 560 \text{ mW}$

$\Delta T = 0.56 \text{ W} \times 78^\circ\text{C}/\text{W} = 44^\circ\text{C}$  above  $T_A$  at still air

$\Delta T = 0.56 \text{ W} \times 68^\circ\text{C}/\text{W} = 38^\circ\text{C}$  above  $T_A$  at 500 LFM air flow

### 3.1 How Can the Device Power Consumption Be Reduced?

In applications where not all 10 output pairs are needed, unused outputs should be left open and not terminated with  $50 \Omega$ . The above calculation examples show that the power savings would be in the range of 36-mW device internal plus 20 mW on the termination resistors (device external) per differential output pair. Running the system at 2.5 V reduces the internal (without the output transistors) power dissipation to typical  $2.5 \text{ V} \times 56 \text{ mA} \sim 140 \text{ mW}$ . Compared to a typical of 200 mW (Example 2) in a 3.3-V system the device power consumption is around 60 mW lower.

## 4 Summary

Under worst-case conditions (Example 1), the maximum chip temperature is  $54^\circ\text{C}$  above  $T_A$ . As long as the ambient temperature in the application is below  $60^\circ\text{C}$ , no special PCB layout or airflow is required. In a 3.3-V environment (Example 2),  $T_J$  is about  $40^\circ\text{C}$  above  $T_A$  so that a temperature of  $70^\circ\text{C}$  over the lifetime of the device is possible. In a system where  $T_A$  is continuously at  $85^\circ\text{C}$  and the use of a fan is not possible, applying PCB layout proposals described in Section 2.2 to reduce  $\theta_{JA}$  and the chip temperature by  $5^\circ\text{C}$  to  $10^\circ\text{C}$  is required. Reducing the power consumption in the device as described in Section 2.1 is another recommended alternative to consider.

## 5 References

1. *Filtering Techniques: Isolating Analog and Digital Power Supplies in TI's PLL-Based CDC Devices*, Texas Instruments literature number SCAA048
2. *How Not to Decouple High-Speed OP-Amps*, Texas Instruments literature number SLOA069.
3. *Package Thermal Characterization Methodologies*, Texas Instruments literature number SZZA003.
4. *Thermal Derating Curves for Logic-Products Packages*, Texas Instruments literature number SZZA013A.
5. *EIA/JEDEC STANDARD, JESD51-7: High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265