SN74AUC2G80 デュアル、ポジティブ・エッジ・トリガ D タイプ・フリップフロップ | TIJ.co.jp

SN74AUC2G80
この製品はすでに市場にリリースされており、ご購入できます。 一部の製品は、より新しい代替品を使用できる可能性があります。
デュアル、ポジティブ・エッジ・トリガ D タイプ・フリップフロップ

デュアル、ポジティブ・エッジ・トリガ D タイプ・フリップフロップ - SN74AUC2G80
データシート
 

概要

This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

特長

  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.9 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per
    JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

NanoFree is a trademark of Texas Instruments.

機能一覧

他の製品と比較 D タイプ・フリップフロップ メール Excelへダウンロード
Part number オーダー・オプション Technology Family Input type Output type VCC (Min) (V) VCC (Max) (V) IOL (Max) (mA) IOH (Max) (mA) Features Rating Package Group
SN74AUC2G80 ご注文 AUC     CMOS     CMOS     0.8     2.7     9     -9     IOFF
low power consumption
low tpd    
Catalog     DSBGA | 8
SM8 | 8
VSSOP | 8