TLV320AIC11

アクティブ

低消費電力、音声帯域 CODEC

製品詳細

Number of ADC channels 1 Number of DAC channels 1 Digital audio interface DSP Analog inputs 2 Analog outputs 1 Sampling rate (max) (kHz) 22.05 Rating Catalog ADC SNR (typ) (dB) 87 DAC SNR (typ) (dB) 90 Operating temperature range (°C) -40 to 85
Number of ADC channels 1 Number of DAC channels 1 Digital audio interface DSP Analog inputs 2 Analog outputs 1 Sampling rate (max) (kHz) 22.05 Rating Catalog ADC SNR (typ) (dB) 87 DAC SNR (typ) (dB) 90 Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm² 9 x 9
  • 16-bit oversampling sigma-delta A/D converter
  • 16-bit oversampling sigma-delta D/A converter
  • Maximum output conversion rate:
    • 22 ksps with on-chip FIR filter
    • 88 ksps with FIR bypassed
  • Voiceband bandwidth in FIR-bypassed mode and final sampling rate at 8 ksps
    • 90-dB SNR/ADC and 87-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/5 V)
    • 87-dB SNR/ADC and 85-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/3.3 V)
  • On-chip FIR produced 84-dB SNR for ADC and 85-dB SNR for DAC over 11-kHz BW
  • Built-in functions including PGA, antialiasing analog filter, and operational amplifiers for general-purpose interface (such as MIC interface and hybrid interface)
  • Glueless serial port interface to DSPs (TI TMS320UC54x or standard DSPs)
  • Automatic cascading detection (ACD) makes cascade programming simple and allows up to 8 devices to be connected in cascade.
  • On-fly reconfiguration modes include secondary-communication mode and direct-configuration mode (host interface).
  • Continuous data-transfer mode for use with autobuffering (ABU) to reduce DSP interrupt service overhead
  • Event-monitor mode provides external-event control, such as RING/OFF-HOOK detection
  • Programmable ADC and DAC conversion rate
  • Programmable input and output gain control
  • Separate software control for ADC and DAC power-down
  • Low-voltage (DVDD1) 1.1-V to 3.6-V digital I/O
  • Analog (AVDD1 and AVDD2) 3 V to 5.5 V core power supply
  • Digital (DVDD2) 3 V to 5.5 V core power supply
  • Power dissipation (PD) of 39 mW typical for 8-ksps at 3.3 V
  • Hardware power-down mode to 0.2 mW
  • Internal and external reference voltage (Vref)
  • Differential and single-ended analog input/output
  • 2s-complement data format
  • Test mode, which includes digital loopback and analog loopback
  • 600- output driver

  • 16-bit oversampling sigma-delta A/D converter
  • 16-bit oversampling sigma-delta D/A converter
  • Maximum output conversion rate:
    • 22 ksps with on-chip FIR filter
    • 88 ksps with FIR bypassed
  • Voiceband bandwidth in FIR-bypassed mode and final sampling rate at 8 ksps
    • 90-dB SNR/ADC and 87-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/5 V)
    • 87-dB SNR/ADC and 85-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/3.3 V)
  • On-chip FIR produced 84-dB SNR for ADC and 85-dB SNR for DAC over 11-kHz BW
  • Built-in functions including PGA, antialiasing analog filter, and operational amplifiers for general-purpose interface (such as MIC interface and hybrid interface)
  • Glueless serial port interface to DSPs (TI TMS320UC54x or standard DSPs)
  • Automatic cascading detection (ACD) makes cascade programming simple and allows up to 8 devices to be connected in cascade.
  • On-fly reconfiguration modes include secondary-communication mode and direct-configuration mode (host interface).
  • Continuous data-transfer mode for use with autobuffering (ABU) to reduce DSP interrupt service overhead
  • Event-monitor mode provides external-event control, such as RING/OFF-HOOK detection
  • Programmable ADC and DAC conversion rate
  • Programmable input and output gain control
  • Separate software control for ADC and DAC power-down
  • Low-voltage (DVDD1) 1.1-V to 3.6-V digital I/O
  • Analog (AVDD1 and AVDD2) 3 V to 5.5 V core power supply
  • Digital (DVDD2) 3 V to 5.5 V core power supply
  • Power dissipation (PD) of 39 mW typical for 8-ksps at 3.3 V
  • Hardware power-down mode to 0.2 mW
  • Internal and external reference voltage (Vref)
  • Differential and single-ended analog input/output
  • 2s-complement data format
  • Test mode, which includes digital loopback and analog loopback
  • 600- output driver

The TLV320AIC11 provides high resolution signal conversion from digital-to-analog (D/A) and from analog-to-digital (A/D) using oversampling sigma-delta technology. It allows 2-to-1 MUX inputs with built-in antialiasing filter and amplification for general-purpose applications such as telephone hybrid interface, electret microphone preamp, etc. Both IN and AUX inputs accept normal analog signals. This device consists of a pair of 16-bit synchronous serial conversion paths (one for each direction), and includes an interpolation filter before the DAC and a decimation filter after the ADC. The FIR filters can be bypassed to offer flexibility and power savings. Other overhead functions provided on-chip include timing (programmable sample rate, continuous data transfer, and FIR bypass) and control (programmable-gain amplifier, communication protocol, etc.). The sigma-delta architecture produces high-resolution analog-to-digital and digital-to-analog conversion at low system cost.

The TLV320AIC11 design enhances communication with the DSP. The continuous data transfer mode fully supports TI’s DSP autobuffering (ABU) to reduce DSP interrupt service overhead. The automatic cascading detection (ACD) makes cascade programming simple and supports a cascade operation of one master and up to seven slaves. The direct-configuration mode for host interface uses a single-wire serial port to directly program internal registers without interference from the data conversion serial port, or without resetting the entire device. The event monitor mode allows the DSP to monitor external events like telephone’s ring and off-hook detection.

In the lower-power mode, the TLV320AIC11 converts data at a sampling rate of 8 KSPS consuming only 39 mW.

The programmable functions of this device are configured through a serial interface that can be gluelessly interfaced to any DSP that accepts 4-wire serial communications, such as the TMS320UC54x. The options include software reset, device power-down, separate control for ADC and DAC turnoff, communications protocol, signal-sampling rate, gain control, and system-test modes. See Appendix A for further details.

The TLV320AIC11 is particularly suitable for a variety of applications in hands-free car kits, VOIP, cable modem, speech, and telephony area including low-bit rate, high-quality compression, speech enhancement, recognition, and synthesis. Its low-group delay characteristic makes it suitable for single or multichannel active-control applications.

The wide range of low-voltage I/O (1.1 V–3.6 V) enables the AIC11 to interface with a single power supply, or with dual power supplies for mixed low-voltage DSP systems such as the TMS320UC54x. This feature eliminates the need for external level-shifting and reduces power consumption.

The TLV320AIC11 is characterized for commercial operation from 0°C to 70°C, and industrial operation from –40°C to 85°C.

The TLV320AIC11 provides high resolution signal conversion from digital-to-analog (D/A) and from analog-to-digital (A/D) using oversampling sigma-delta technology. It allows 2-to-1 MUX inputs with built-in antialiasing filter and amplification for general-purpose applications such as telephone hybrid interface, electret microphone preamp, etc. Both IN and AUX inputs accept normal analog signals. This device consists of a pair of 16-bit synchronous serial conversion paths (one for each direction), and includes an interpolation filter before the DAC and a decimation filter after the ADC. The FIR filters can be bypassed to offer flexibility and power savings. Other overhead functions provided on-chip include timing (programmable sample rate, continuous data transfer, and FIR bypass) and control (programmable-gain amplifier, communication protocol, etc.). The sigma-delta architecture produces high-resolution analog-to-digital and digital-to-analog conversion at low system cost.

The TLV320AIC11 design enhances communication with the DSP. The continuous data transfer mode fully supports TI’s DSP autobuffering (ABU) to reduce DSP interrupt service overhead. The automatic cascading detection (ACD) makes cascade programming simple and supports a cascade operation of one master and up to seven slaves. The direct-configuration mode for host interface uses a single-wire serial port to directly program internal registers without interference from the data conversion serial port, or without resetting the entire device. The event monitor mode allows the DSP to monitor external events like telephone’s ring and off-hook detection.

In the lower-power mode, the TLV320AIC11 converts data at a sampling rate of 8 KSPS consuming only 39 mW.

The programmable functions of this device are configured through a serial interface that can be gluelessly interfaced to any DSP that accepts 4-wire serial communications, such as the TMS320UC54x. The options include software reset, device power-down, separate control for ADC and DAC turnoff, communications protocol, signal-sampling rate, gain control, and system-test modes. See Appendix A for further details.

The TLV320AIC11 is particularly suitable for a variety of applications in hands-free car kits, VOIP, cable modem, speech, and telephony area including low-bit rate, high-quality compression, speech enhancement, recognition, and synthesis. Its low-group delay characteristic makes it suitable for single or multichannel active-control applications.

The wide range of low-voltage I/O (1.1 V–3.6 V) enables the AIC11 to interface with a single power supply, or with dual power supplies for mixed low-voltage DSP systems such as the TMS320UC54x. This feature eliminates the need for external level-shifting and reduces power consumption.

The TLV320AIC11 is characterized for commercial operation from 0°C to 70°C, and industrial operation from –40°C to 85°C.

ダウンロード 字幕付きのビデオを表示 ビデオ

お客様が関心を持ちそうな類似品

open-in-new 代替品と比較
比較対象デバイスと類似の機能
TLV320AIC3206 アクティブ DirectPath™ HP (ヘッドホン) アンプ搭載、超低消費電力、ステレオ コーデック 100/93dB SNR DAC/ADC, SE/Differential Analog Inputs with programmable PLL
TLV320AIC3256 アクティブ miniDSP と DirectPath™ HP (ヘッドホン) アンプ搭載、超低消費電力、ステレオ コーデック 100/93dB SNR DAC/ADC, SE/Differential Analog Inputs, integrated PLL and miniDSP

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
3 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート General-Purpose Low-Voltage 1.1 V to 3.6 V I/O 16-Bit 22-KSPS DSP Codec TLV320AI データシート (Rev. A) 2002年 3月 25日
EVM ユーザー ガイド (英語) TLV320AIC10 EVM User's Guide (Rev. D) 2001年 1月 12日
アプリケーション・ノート Interfacing the TLV320AIC10/11 Codec to the TMS320C5402 DSP 2000年 12月 18日

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

シミュレーション・ツール

PSPICE-FOR-TI — TI Design / シミュレーション・ツール向け PSpice®

PSpice® for TI は、各種アナログ回路の機能評価に役立つ、設計とシミュレーション向けの環境です。設計とシミュレーションに適したこのフル機能スイートは、Cadence® のアナログ分析エンジンを使用しています。PSpice for TI は無償で使用でき、アナログや電源に関する TI の製品ラインアップを対象とする、業界でも有数の大規模なモデル・ライブラリが付属しているほか、選択された一部のアナログ動作モデルも利用できます。

設計とシミュレーション向けの環境である PSpice for TI (...)
パッケージ ピン数 ダウンロード
TQFP (PFB) 48 オプションの表示

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 材質成分
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブの拠点
  • 組み立てを実施した拠点

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ