The DAC5681Z is a 16-bit 1.0 GSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x to 4x interpolation filters, on-board clock multiplier, and internal voltage reference. The DAC5681Z offers superior linearity, noise, crosstalk, and PLL phase noise performance.
The DAC5681Z integrates a wideband LVDS port with on-chip termination. Full-rate input data can be transferred to a single DAC channel, or half-rate and 1/4-rate input data can be interpolated by on-board 2x or 4x FIR filters. Each interpolation FIR is configurable in either low-pass or high-pass mode, allowing selection of a higher order output spectral image. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.
The DAC5681Z is characterized for operation over the industrial temperature range of 40°C to 85°C and is available in a 64-pin VQFN package. Other members of the family include the dual-channel, interpolating DAC5682Z and the single-channel, non-interpolating DAC5681.
All other trademarks are the property of their respective owners
|Part number||オーダー・オプション||Sample/update rate (MSPS)||Features||Resolution (Bits)||DAC channels||Interface||SFDR (dB)||Supply voltage(s) (V)||Power consumption (Typ) (mW)||Operating temperature range (C)||Package Group||Package size: mm2:W x L (PKG)||Rating||Interpolation||Architecture||Output type||Reference: type|
||1000||Ultra High Speed||16||1||Parallel LVDS||81||1.8, 3.3||800||-40 to 85||VQFN | 64||64VQFN: 81 mm2: 9 x 9 (VQFN | 64)||Catalog||
||1000||Ultra High Speed||16||1||Parallel LVDS||81||1.8, 3.3||650||-40 to 85||VQFN | 64||64VQFN: 81 mm2: 9 x 9 (VQFN | 64)||Catalog||1x||Current Sink||Differential||Int|
||1000||Ultra High Speed||16||2||Parallel LVDS||81||1.8,3.3||1300||-40 to 85||VQFN | 64||64VQFN: 81 mm2: 9 x 9 (VQFN | 64)||Catalog||