LMK1D1208P
- High-performance LVDS clock buffer family with 2 inputs and 8 outputs (2:8)
- Output frequency up to 2 GHz
- Hardware pins for individual output enable/disable
- Supply voltage: 1.8 V / 2.5 V / 3.3 V ± 5%
- Low additive jitter: < 60 fs rms maximum in 12 kHz to 20 MHz at 156.25 MHz
-
Very low phase noise floor: -164 dBc/Hz (typical)
-
-
Very low propagation delay: < 575 ps maximum
-
Output skew: 20 ps maximum
- Fail-safe inputs
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML
- LVDS reference voltage, V AC_REF, available for capacitive-coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packages available:
- 6-mm × 6-mm, 40-pin VQFN (RHA)
The LMK1D1208P clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The inputs can be either LVDS, LVPECL, LVCMOS, HCSL, or CML.
The LMK1D1208P is specifically designed for driving 50-Ω transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin. The IN_SEL pin selects the input which is routed to the outputs. The part supports a fail-safe input function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.
Each LVDS differential output is enabled by setting the corresponding OEx pin to a logic high 1. If this pin is set to a logic low 0, the output is disabled in a Hi-Z state resulting in reduced power consumption.
The device operates in a 1.8-V, 2.5-V, or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature).
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | LMK1D1208P Pin-Controlled OE Low Additive Jitter LVDS Buffer datasheet (Rev. A) | PDF | HTML | 02 Jun 2023 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
LMK1D1212EVM — LMK1D1212 low jitter 2:12 LVDS fan-out buffer evaluation module
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | Download |
---|---|---|
VQFN (RHA) | 40 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.