CDCLVC1310
- High-Performance Crystal Buffer With Ultralow Noise
Floor of –169 dBc/Hz - Additive Phase Noise/Jitter Performance Is
25 fsRMS (Typ.) - Level Translation With 3.3-V or 2.5-V Core and
3.3-V, 2.5-V, 1.8-V, or 1.5-V Output Supply - Device inputs consist of primary, secondary,
and crystal inputs, and manually selectable
(through pins) using the input MUX. The primary
and secondary inputs can accept LVPECL, LVDS,
HCSL, SSTL or LVCMOS signals and crystal input.- Crystal Frequencies Supported Are From
8 MHz to 50 MHz - Differential and Single-Ended Input Frequencies
Supported Are up to 200 MHz
- Crystal Frequencies Supported Are From
- 10 Single-Ended LVCMOS Outputs. The outputs can
operate at 1.5-V, 1.8-V, 2.5-V or 3.3-V
Power-Supply Voltage.- LVCMOS Outputs Operate up to 200 MHz
- Output Skew Is 30 ps (Typical)
- Total Propagation Delay Is 2 ns (Typical)
- Synchronous and Glitch-Free Output Enable Is
Available
- Offered in QFN-32 5-mm × 5-mm Package With
Industrial Temperature Range of –40°C to 85°C - Can Overdrive Crystal Input With LVCMOS Signal up to 50 MHz
The CDCLVC1310 is a highly versatile, low-jitter, low-power clock fanout buffer which can distribute to ten low-jitter LVCMOS clock outputs from one of three inputs, whose primary and secondary inputs can feature differential or single-ended signals and crystal input. Such a buffer is good for use in a variety of mobile and wired infrastructure, data communication, computing, low-power medical imaging, and portable test and measurement applications. When the input is an illegal level, the output is at a defined state. One can set the core to 2.5 V or 3.3 V, and output to 1.5 V, 1.8 V, 2.5 V or 3.3 V. Pin programming easily configures the CDCLVC1310. The overall additive jitter performance is 25 fsRMS (typical). The CDCLVC1310 comes in a small 32-pin 5-mm × 5-mm QFN package.
Similar products you might be interested in
Similar functionality to the compared device
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator datasheet (Rev. E) | 06 Jan 2014 | |
Application note | Crystal Oscillator Performance of the CDCLVC1310 | 09 Aug 2012 | ||
Application note | Phase Noise Performance of CDCLVC1310 | 26 Jan 2012 | ||
User guide | 10-Output Low Jitter Low Power Differential to LVCMOS Clock Buffer - Evaluation | 29 Nov 2011 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
CDCLVC1310-EVM — CDCLVC1310 Evaluation Module
The CDCLVC1310 is a highly versatile, low jitter and low power clock fan out buffer, which distributes up to ten low jitter LVCMOS clock outputs. The clock is derived from one of three inputs, whose primary and secondary inputs feature differential or single-ended signals and the third input is a (...)
CLOCK-TREE-ARCHITECT — Clock tree architect programming software
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | Download |
---|---|---|
VQFN (RHB) | 32 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.